A novel and feasible process scheme to downsize the source/drain (S/D) epitaxy of 5-nm node bulk fin-shaped field-effect transistors (FinFETs) were introduced by using fully-calibrated TCAD for the first time. The S/D epitaxy formed by selective epitaxial growth was diamond-shaped and occupied a large proportion of the device size irrespective of the active channel area. However, this problem was solved by patterning the low-k regions prior to S/D formation by preventing the lateral overgrowth of S/D epitaxy; the so-called S/D patterning (SDP). Its smaller S/D epitaxy decreased the average longitudinal channel stresses and drive currents for NFETs. However, the small diffusions of the boron dopants into the channel regions improved the short-channel effects and alleviated the drive current reduction for PFETs. Gate capacitances decreased greatly by reducing outer-fringing capacitances between the metal-gate stack and S/D regions. Through SPICE simulation based on the virtual source model, operation frequencies and dynamic powers of 15-stage ring oscillators were studied. SDP FinFETs have better circuit performances than the conventional and bottom oxide bulk FinFETs along with smaller active areas, promising for further area scaling through simple and reliable S/D process.
I. INTRODUCTION
Si fin-shaped field-effect transistors (FinFETs) have been scaled down to 10-nm node [1] by optimizing fin channels and layouts to increase the gate-to-channel controllability and device density, respectively. However, there are technical difficulties in scaling down of FinFETs. A thinner and taller fin is required to maintain good electrostatics below 10-nm node, but suffers from fin bending [2] , smaller carrier mobility [3] , and process difficulty [4] . A heavy punch-through-stopper (PTS) doping is also needed to reduce the sub-fin leakage of bulk FinFETs, but degrades the carrier mobility [5] and induces performance variations [6] .
Meanwhile, a bottom oxide (BO) scheme is introduced to minimize the sub-fin leakage without PTS doping [7] . Bottom oxide below the source/drain (S/D) epi improves The associate editor coordinating the review of this manuscript and approving it for publication was Rahul A. Trivedi . the short channel effects (SCEs) and decreases the gate capacitances (C gg ) due to the small S/D epi. However, some novel process scheme is still required to scale down the device area, limited in scaling by the minimum features of the contacted poly-pitch (CPP) of 42 nm and fin pitch (FP) of 21 nm by self-aligned quadruple patterning [8] . Large S/D epi formed by selective epitaxial growth (SEG) also constrains the scaling of FinFETs due to the risk of epi merging [9] . Furthermore, wrap-around contact (WAC), which reduces parasitic resistances (R sd ) effectively by increasing S/D contact area [10] , requires more space between the S/D epi. Metal S/D structure has also been introduced to reduce R sd greatly [11] , but the large S/D epi still limits area scaling.
Thus, a simple and feasible process scheme downsizing S/D epi is proposed by using a fully-calibrated TCAD. DC/AC performances of all the bulk and proposed FinFETs were analyzed thoroughly in 5-nm technology node geometries.
II. DEVICE STRUCTURE AND SIMULATION METHOD
All the bulk FinFETs were simulated by using Sentaurus TCAD [12] . Drift-diffusion transport model, Poisson equation and carrier continuity equations were calculated selfconsistently. A density-gradient model was used to consider the quantum confinements at the fin channels. Mobility, generation-recombination and deformation potential models were equivalently used as in [7] , [13] . [7] , whereas the proposed SDP FinFETs have a rectangular S/D epi occupying a smaller device area. All the FinFETs adopted WAC, and contact resistivity at the NiSi interface was 1×10 −9 · cm 2 [14] . Fig. 1b shows three key process steps of SDP FinFETs. Due to the presence of BO, PTS doping is not performed for both the BO and SDP FinFETs, whereas conventional FinFETs have PTS doping at 2×10 18 cm −3 to prevent the sub-fin leakage [13] . The SDP scheme is patterning low-k regions under the anisotropic etching prior to the BO deposition and S/D formation to prevent lateral overgrowth of S/D epi. There is only one additional mask required to pattern low-k regions, and all other process steps are compatible to the current CMOS technology. Table 1 shows the geometrical parameters and values of all the FinFETs. The CPP and FP for each technology nodes are referred from [1] , [8] and [9] . Gate length (L g ) and spacer length (L sp ) were scaled down to 12 and 5 nm in the 5-nm node, respectively [15] . Fin width (W fin ) and height (H fin ) were the same as 5 and 46 nm, respectively, regardless of the device structure in the 5-nm node. W fin values were chosen to minimize the RC delay of both the P-and NFETs for each technology nodes. The H fin was fixed to 46 nm because it varied from the drain currents (I ds ) and C gg simultaneously. Therefore, not affecting the RC delay of the devices [13] . The separation length (SP) was slightly scaled down from 58 to 56 nm to prevent the S/D epi merging between the P-and NFETs in the 5-nm node. However, SDP FinFETs can decrease the SP effectively down to 29 nm. The S/D epi was formed by crystallographic deposition with different growth rates in <100>, <110> and <111> crystal directions each [7] . Equivalent oxide thickness was fixed to 1.0 nm, and the dielectric constant of low-k spacer was 5.0. [1] . Subthreshold swing (SS) and drain-induced barrier lowering (DIBL) were fitted first by changing the S/D doping profiles. Ballistic coefficient and surface roughness scattering factors were tuned to fit the I ds in the linear regime. Then, the saturation velocity was tuned to fit the I ds in the saturation regime.
The threshold voltage (V th ) was extracted by using the constant current method at 10 −7 × W eff /L g where W eff is the effective width as N fin × (W fin + 2 × (H fin -T bo )), N fin is the number of fins, and T bo is the BO thickness above the bottom fin (5 nm) for BO and SDP devices. SS was extracted below the V th in the saturation regime, and DIBL was extracted from the V th difference at the drain voltages (V ds ) of 0.05 and 0.7 V. Fig. 3a shows the transfer characteristics of three different 2-fin bulk FinFETs at the operation voltage (V DD ) of 0.7 V with the same work function of 4.52 eV. As the device advanced to BO and SDP, both the SS and DIBL decreased, and the V th increased for PFETs, whereas similar SCEs are shown for NFETs. This effect is explained by S/D doping profiles (Fig. 3b ). The doping profiles of the NFETs were not significantly changed. However, smaller amounts of boron dopants diffuse into the active channel regions for the p-type SDP FinFETs, which improved the SCEs. SDP FinFETs without BO are also included in Fig. 3a , showing that the PFETs suffer from the punch-through effect at the bottom fin. Greater PTS doping is required to minimize the effect, but the performance variations increase by random dopant fluctuation (RDF) [7] . As the device advanced to BO or SDP, longitudinal channel stresses (S ZZ ) near the S/D epi increased (Fig. 4a ). The increase of compressive stress retards boron dopants diffusing into the channels [16] . Moreover, the SDP FinFETs had the shrunk S/D epi containing smaller amounts of boron dopants, thus much abrupt S/D doping profiles were obtained. However, SDP FinFETs without BO had smaller S ZZ near the S/D epi at the bottom, thus increasing boron diffusions into the bottom fin and sub-fin leakage currents. On the other hand, phosphorus dopants for NFETs were not affected by the S ZZ near the S/D epi [16] . Therefore, the same S/D doping profiles were obtained (Fig. 3b) . Thus, all the NFETs have similar SCEs irrespective of the device structure. Fig. 4c compares the S/D epi size and the |S ZZ | obtained by averaging the active channel regions (= average |S ZZ |) indicated in Fig. 4b . BO scheme prevented the SEG above the PTS region, which downsized the S/D epi by 11 %. On the other hand, the SDP scheme shrunk it further by 46 %. The average S ZZ of the SDP NFETs decreased by 7.5 %, whereas the average S ZZ of the SDP PFETs were almost constant. It was studied that the shorter S/D length under the same L g and L sp reduced the |S ZZ | significantly [11] , [17] . However, the S/D epi width affected the |S ZZ | of P-and NFETs differently (Fig. 4c) ; larger S/D epi width increased the |S ZZ | for NFETs, but does not affect the |S ZZ | for PFETs.
III. RESULTS AND DISCUSSION
Effective currents (I eff ) of all the FinFETs are shown in Fig. 5 . I eff are calculated by using [18] and used for the DC performance metrics. Off-state currents (I off ) were fixed to 0.1 and 10 nA for low-power (LP) and high-performance (HP) applications, respectively, by shifting the transfer curves in Fig. 3a . The I eff of PFETs for LP application increased as the device advanced to BO and SDP, whereas those of NFETs decreased. PFETs decrease the SS and DIBL as the SDP scheme is adopted by decreasing boron diffusion into the channel (Fig. 3b) , and it is reflected to the I eff increase. On the other hand, the SCEs of NFETs were almost constant. Instead, the presence of BO and SDP decreased the W eff and average |S ZZ |, respectively, and affected the I eff reduction. The I eff of PFETs were also degraded by smaller W eff for HP application, but slightly by the improved SCEs. In summary, the SDP structure does not help to increase the DC performances.
DC performance variations of all the FinFETs were analyzed in terms of RDF and work-function variation (WFV) through statistical impedance field method. The number of randomized devices was 10,000 for RDF and WFV each. All the dopants of P-and NFETs were randomized for the RDF, whereas the WF was randomized as a number of 5-nm-size grains having the WF values of 4.6 and 4.4 eV with probabilities of 60 and 40 %, respectively [7] , [19] . Table 2 shows the DC performance variations of all the 5-nm node FinFETs for standard performance application (I off = 1 nA). On-state current (I on ) variations were calculated as the standard deviations divided by the averages. Generally, RDF induces greater DC performance variations than does WFV. As the technology node is scaled down to 5 nm node, shorter L sp increases the number of S/D dopants diffusing into the channels and thus the RDF-induced variations become larger [20] . In the meantime, the SDP PFETs alleviate the RDF-induced variations by decreasing boron diffusions into the channels (Fig. 3b ). WFV induces similar DC performance variations of all the devices. The conventional PFETs have larger I off variations by RDF or WFV because some devices lose the controllability at the bottom fin where the sub-fin leakage current flows. However, SDP FinFETs show the outstanding capacitive performances (Fig. 6 ). C gg were extracted at the gate voltages (V gs ) and V ds of V DD , whereas parasitic capacitances (C para ) were extracted at the off state. The BO and SDP schemes effectively reduce the C gg and C para due to the shrunk S/D epi. PFETs have additional C para decrease due to the decrease of doping concentrations at the S/D extensions [21] . Especially, SDP FinFETs have the ratio of intrinsic capacitance (C int ) out of C gg by 37 and 47 % for P-and NFETs, respectively. Fig. 7 summarizes the CMOS inverter area of all the Fin-FETs. The CMOS inverter area was calculated by adding the active areas of P-and NFETs as 2×(SP+FP)×CPP. Conventional and BO FinFETs have the same CMOS inverter area in the 5-nm node, whereas the SDP FinFETs reduce the inverter area by 43% through greatly scaling down the SP. As a single fin was used, the inverter area decreased greatly by 53 % compared to 2-fin SDP FinFETs. CMOS inverter area of complementary FETs (CFETs) is also shown for comparison [8] . Among all, the 1-fin SDP FinFETs occupy the smallest inverter area. Virtual source modeling was performed to analyze the intrinsic device performances quantitatively [22] . Virtual source parameters of all the FinFETs in the 5-nm technology node are summarized in Table 3 . Gate-to-channel inversion capacitances per unit area (C inv ) were extracted by using linear extrapolation of Q-V curves [23] . Smoothness parameters (α, β) of virtual source modeling were fixed at 2.7 and 2.3, respectively, for all the devices to compare the physical parameters accurately. SS, DIBL, source-side resistance (R s = R sd /2), carrier mobility (µ) and saturation velocity (v sat ) were used as fitting parameters. Virtual source modeling accurately describes the transfer curves of all the FinFETs at the |V ds | of 0.05, 0.35, and 0.70 V (not shown). Both µ and v sat increased greatly for SDP FinFETs due to the C inv decrease by small diffusions of S/D dopants into the channels.
Using the virtual source parameters, 15-stage ring oscillators (fan-out = 3) have been simulated using HSPICE for standard performance application (I off = 1 nA) ( Fig. 8) . Interconnect resistance and capacitance per wire length are from [7] , [9] , and wire length was simply assumed as 25×CPP+3.33×CH, where the CH is a cell height as 2×(SP+FP) [8] . Conventional FinFETs in three different technology nodes have similar circuit performances, but the device area is shrunk by decreasing CPP and FP. Under the same N fin of 2, BO FinFETs show similar performances as 5-nm node conventional FinFETs at small V DD . However, their small W eff decreases the current drivability. SDP Fin-FETs not only take smaller area, but also outperform conventional and BO FinFETs in spite of their small W eff because all the capacitive elements in the front-end and interconnect decrease critically. SDP FinFETs (N fin = 1) have similar circuit performances as conventional and BO FinFETs, but the device area is scaled down aggressively. Power-delay product (PDP) and performance-power-area (PPA = PDP × inverter area) normalized by 5-nm node conventional FinFETs at the V DD of 0.70 V are shown in Fig. 9 . PDP was calculated by the dynamic power divided by the operation frequency. Conventional and BO FinFETs have almost the same performance, but the absence of PTS for BO scheme is immune to RDF [7] . CFETs have superior PPA than 2-fin SDP FinFETs, but the 1-fin SDP FinFETs outperform the CFETs and all the FinFETs by critical device scaling. Thus, the SDP technique is capable of extending Si-FinFETs toward sub-5-nm node.
IV. CONCLUSION
5-nm node SDP FinFETs were presented and analyzed by using fully-calibrated TCAD. The patterned low-k regions resized the S/D epi under the SEG so as to enable the SP scaling. The shrunk S/D epi along with high |S ZZ | near the S/D epi retarded the diffusion of boron dopants into the channels, improving the SCEs for PFETs. In addition, this shrunk S/D epi decreases the C para and C gg greatly, thus improving circuit performances of 15-stage ring oscillators. Compared to all the FinFETs and CFETs, SDP FinFETs are promising to attain smaller PDP, smaller device area and scalability down to the future technology nodes through feasible and CMOS compatible process.
